SPECIFICATION

Docket No. 92-C-74

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN that I, Frank Randolph Bryant, citizen of the United States of America, residing in the State of Texas, have invented new and useful improvements in a

TRANSISTOR STRUCTURE AND METHOD FOR MAKING SAME

of which the following is a specification:



8

9

10

11 12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

2728

29 30

31

32

33

34

BACKGROUND OF THE INVENTION

2 1. Field of the Invention:

The present invention relates to integrated circuit devices and more specifically to field effect devices such as field effect transistors (FET) for use in integrated circuits.

2. Description of the Prior Art:

In manufacturing transistors, re-oxidation has been used in 5 μ m to 1.2 μ m technologies to improve transistor lifetimes and gate oxide reliability due to higher fields occurring at the etched polysilicon transistor edges. For example, U.S. Patent No. 4,553,314 teaches using re-oxidation to manufacture semiconductor devices. Typically, 3 μ m and 5 μ m technologies use re-oxidation thicknesses from about 1200 Å to about 2500 Å depending on the particular device. In 1.5 μ m and 2 μ m technologies, re-oxidation thicknesses from about 500 Å to about 1,000 Å are used.

0.8 µm technology, however, the re-oxidation process has been discontinued because the lifetimes of transistors currently manufactured without the re-oxidation process is better than with the re-oxidation process. a situation is caused by the formation of asperities on the underside of the polysilicon layer of the transistor during the re-oxidation process. These asperities are of little importance until the gate oxide thicknesses are reduced to below 200 Å as used in submicron technology. point, the asperities become a contributor to the increased field at the transistor edge and of hot carrier injection These asperities are caused by (1) diffusion along polysilicon grain boundaries creating single crystal silicon protrusions and (2) thicknesses under the polysilicon edge increasing during re-oxidation, causing polysilicon grain boundary slip to

- 1 occur and creating multiple edges, which results in an 2 overall increase in angle geometries.
- In addition, moving to device geometries below 0.8 $\mu\,m$ technology has resulted in marginal lifetimes of the transistors. Thus, it is desirable to have a gate structure that has an increased lifetime using re-oxidation under the gate edge but without the asperities caused by presently used re-oxidation processes.

SUMMARY OF THE INVENTION

The present invention is a gate structure in a 2 3 transistor and method for fabricating the structure. 4 gate structure is formed on a substrate. 5 structure includes three layers: an oxide layer, a nitride 6 layer and a polysilicon layer. The oxide layer is located 7 on the substrate, the nitride layer is located on the oxide layer, and the polysilicon layer is located on the nitride 8 9 layer. The gate structure is reoxidized to form a layer of oxide over the gate structure. The nitride layer prevents 10 the formation of asperities on the underside of the 11 polysilicon layer during reoxidation of the transistor. 12

BRIEF DESCRIPTION OF THE DRAWINGS

- 2 The novel features believed characteristic of the
- 3 invention are set forth in the appended claims. The
- 4 invention itself however, as well as a preferred mode of
- 5 use, and further objects and advantages thereof, will best
- 6 be understood by reference to the following detailed
- 7 description of an illustrative embodiment when read in
- 8 conjunction with the accompanying drawings, wherein:
- 9 Figures 1-4 illustrate cross-sections of a portion of a
- 10 semiconductor device during fabrication;
- 11 Figure 5 illustrates a cross-section of a semiconductor
- 12 device;

##

Li

A. M.

122

-

1

- 13 Figure 6 illustrates a semiconductor device after
 - 14 reoxidation;
 - 15 Figures 7A-7C depict an enlarged view of the cross-section
 - 16 shown in Figure 5;
- 17 Figure 8 illustrates an enlarged view of a cross-section
 - 18 from Figure 6;
- Figures 9-10 illustrate cross-sections of a portion of a
 - 20 semiconductor device during an implantation process;
 - 21 Figure 11 depicts a cross-section of a semiconductor device
 - 22 after reoxidation and implantation of the source and drain
 - 23 regions; and
 - 24 Figure 12 is a graph of current injection for two
 - 25 semiconductor devices.

1 U 15 Ш 4j 4. Ē 20 __ 22

13

14

16

17

18

19

21

23

25

26

27

28

29

30

31

32 33

34

24 ...

2 The process steps and structures described below do 3 complete а process flow for manufacturing integrated circuits. 4 The present invention 5 practiced in conjunction with integrated 6 fabrication techniques currently used in the art, and only 7 so much of the commonly practiced process steps included as are necessary for an understanding of the 8 9 present invention. The figures representing cross-sections of portions of an integrated circuit during fabrication are 10 11 not drawn to scale, but instead are drawn so as 12 illustrate the important features of the invention.

The present invention allows for the use of reoxidation to improve transistor lifetimes by reducing fields in transistor technologies through elimination of previous limitations. According to the present invention, a structure is provided which uses the increased distance at the gate edge, but eliminates the asperities created during re-oxidation so that re-oxidation may be used for submicron technologies. The structure of the present invention prevents the effects of oxidation on polysilicon gate by using a thin silicon nitride layer located between the polysilicon and the gate oxide in a transistor.

Referring now to Figure 1, a schematic cross-section at an early semiconductor device stage manufacturing process is illustrated according to the present invention. Transistor 10 includes a substrate 12, typically a monocrystalline silicon of conventional crystal orientation known in the art. features of the present invention are applicable to devices employing semiconductor materials other than silicon as will be appreciated by those of ordinary skill in the art. Substrate 12 may be either a p-type substrate or an n-type

- 1 substrate. In the present illustrative example, a p-type
- 2 substrate is employed. As can be seen with reference to
- 3 Figure 1, field oxides 14a and 14b have already been
- 4 created in transistor 10.
- 5 In Figure 2, oxide layer 16, also called an insulating
- 6 oxide layer or a gate oxide layer, is grown on surface 18
- 7 of substrate 12 in transistor 10. Thereafter, in Figure 3,
- 8 a silicon nitride layer 20 is deposited on top of oxide
- 9 layer 16 and field oxide 14a and 14b. Silicon nitride
- 10 layer 20 is deposited on transistor 10 in a layer that is
- 11 preferably from about 10 Å to about 50 Å thick according to
- 12 the present invention.
- 13 Thereafter, a polycrystalline silicon (polysilicon)
- 14 layer 22 is deposited over silicon nitride layer 20 as
- 15 illustrated in Figure 4. Alternatively, a refractory
- 16 metal, such as Mo, Ta, or W, or a metal silicide, such as
- 17 MoSi, TaSi, or WSi, may be used. Transistor 10 is then
- 18 patterned and etched to expose surface 18 in selected
- 19 portions of transistor 10 as illustrated in Figure 5
- wherein a gate structure 21 for transistor 10 is formed.
- 21 Next, re-oxidation is performed to produce oxide layer 26
 - 22 covering the gate structure and the substrate, as
 - 23 illustrated in Figure 6. Typically, in reoxidation, the
 - 24 exposed substrate and the gate structure are exposed to an
 - 25 oxidizing ambient. Such a process is well known to those
 - 26 skilled in the art. Also, oxide layer 26 produced by
 - 27 reoxidation is preferably from about 25 Å to about 500 Å
 - 28 thick on the p-type substrate.
 - 29 Referring now to Figure 7, an enlarged view of a
 - 30 representative portion of Figure 5 is depicted. The figure
 - 31 shows in greater detail a portion of gate 21. As can be
 - 32 seen, polysilicon layer 22, nitride layer 20, and oxide
 - 33 layer 16 have been etched away to expose surface 18 of
 - 34 substrate 12. Alternatively, oxide layer 16 may be left in

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

2526

2728

29

30

31

32

33

34

1 its entirety as illustrated in Figure 7B, or partially 2 etched away as illustrated in Figure 7C.

Now referring to Figure 8, an enlarged view of transistor 10 from Figure 6 is depicted. This enlarged view shows oxide layer 26 as grown during reoxidation of transistor 10. The reoxidation process which results in the growth of oxide layer 26 has the effect of moving peripheral edge 40 of polysilicon layer 22 in structure 21, as illustrated in Figure 8. The position of the peripheral edge of gate structure 21 in polysilicon layer 22 is indicated by the dashed line 40°. In addition, the growth of oxide layer 26 moves surface 18 downward from its original position 18' to form an indentation 19 (the section of oxide from original position 18' to surface 18) in surface 18 of substrate 12 near the peripheral edge of gate structure 21. Also, nitride layer 20 has an uplift 20a caused by reoxidation of the transistor.

The reoxidation process is well to those skilled in the art. Various temperatures and times may be may be used depending on the oxidizing ambient employed. For example, the transistor may be exposed to an oxidizing ambient such as dilute steam at a temperature from about 650°C to about 900°C from about 10 minutes to about 60 minutes.

مهريها فالمتراز الدراري وووجي وللمهم والمساور والمعقد المتراج المعتقد المالية المعاورية المعاورة المعارف المال

Nitride layer 20 acts as a protective layer and prevents the formation of asperities in polysilicon layer 22 in gate structure 21 during reoxidation. Nitride layer 20 prevents oxidation of the bottom side of the polysilicon layer 22 and prevents formation of geometries which result in increased electric fields. In addition, the nitride layer will prevent outdiffusion of polysilicon dopants into the gate oxide, which if excessive can lead to early gate break downs. Such a feature is important especially when polysilicon dopants such as boron are used in large amounts. Moreover the higher density silicon nitride

- 1 increases resistance of the gate oxide to physical damage
- 2 during post gate oxide and polysilicon deposition
- silicidations. 3

5

6 7

8

9 10

11

12

13

15

16

17

18

19

20

21

23

24 25

26 27

28

29

30

31

Although the process depicted in Figures 1-4 deposits silicon nitride onto the gate oxide layer, other processes may be employed to create a silicon nitride layer between gate oxide layer 16 and the polysilicon layer 22. example, a nitrogen (N_2) implant into the polysilicon followed by annealing the device forms a thin silicon nitride layer at the polysilicon oxide interface. information on forming thin silicon nitride layers may be found in an article by Josquih et al., "The Oxidation Inhibition in Nitrogen Implanted Silicon", J. Electrochem. Soc: SOLID-STATE SCIENCE AND TECHNOLOGY (August 1982) pp. 1803-1811 and in United States Patent No. 5,250,456.

When nitrogen implantation is used to form a silicon nitride layer, polysilicon layer 22 is deposited over oxide layer 16 as illustrated in Figure 9. Thereafter, nitrogen ions are implanted into transistor 10 as illustrated in Figure 10. In accordance with a preferred embodiment of the present invention, 15N2+ at a dose in the range of about 1E14 to 1E16 ions/cm². Thereafter, transistor 10 annealed at a temperature from about 800°C to about 1100°C inert ambient gas, such as argen or helium, for about 15 minutes to 60 minutes. As a result, a nitride layer 20 as illustrated in Figure 4 results from the annealing process. Nitride layer 20 is formed in a layer from about 15 Å to about 20 Å thick. Alternatively, transistor 10 may be annealed using rapid thermal processing in an inert ambient gas at about 900°C to about 1200°C for a period of time from about 5 seconds to about 3 minutes.

32 anneal of the nitrogen-implanted polysilicon overlying oxide layer 16 causes the implanted nitrogen to 33 34 accumulate at the polysilicon/oxide interface, forming a

Ξ

lar is

Ţì

19

20

21

22

- 1 nitride layer. Thereafter, transistor 10 is patterned and
- 2 etched as illustrated in Figure 5 and re-oxidized as shown
- 3 in Figure 6.

4 Alternatively, silicon nitride layer 20 may be formed on top of oxide layer 16, as illustrated in Figure 3, using 5 a rapid thermal anneal process. For example, N_2 or NH_3 may 6 7 be employed in a rapid thermal anneal process 8 temperature from about 700°C to about 1200°C for a period of time from about 10 seconds to about 300 seconds to form 9 10 a silicon nitride layer.

Implantation to produce source and drains transistor 10 may performed after the re-oxidation procedure as illustrated in Figure 11. For example, n-type impurities may be implanted into a p-type substrate. source/drain regions 30a and 30b are n-type active regions. Lightly doped drain (LDD) regions 32a and 32b are defined using sidewall oxide spacers 36a and 36b as known by those skilled in the art. The processing employed to produce the additional structures described in Figure 10 reoxidation are well known to those skilled in the art. Alternatively, LDDs 32a and 32b and sidewall spacers 36a and 36b may be omitted according to the present invention.

Referring now to Figure 12, a graph of current 23 24 injection for two semiconductor devices is depicted. 25 graph is of injection current, IG, for different voltages. IG currents for a first semiconductor without a nitride 26 27 layer located between the polysilicon gate and the gate 28 oxide is represented by line 1. IG currents for a second semiconductor device including a nitride layer between the 29 30 polysilicon and gate oxide is represented by line 2. 31 can be seen from the graph in Figure 12, the early rise 32 currents are reduced in line 2. The two semiconductor devices are both n-channel transistors with oxide spacers. 33 The two devices have a 0.7 µm wide gate finger structure 34

12

13

11 .

and area of about $2e^4 \mu m^2$. Both devices under went 1 reoxidation using 15 O_2 at 800°C. The second device has a 2 nitride layer that is 10 $\hbox{\normalfont\AA}$. Otherwise the first and second 3 devices are substantially identical. The nitride layer in the second semiconductor device represented in line 2 was created by silicon nitride deposition using a 30 minute 7 deposition time at 750°C. The second semiconductor device was exposed to dichlorosilane (SiCl,H2) and ammonia (NH2) in 8 a ratio of 1 part dichlorosilane to 10 parts ammonia. 9

While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.